Abstract -The effect of reduced parasitic gate resistance upon the improvement of quality factor (Q-factor) of an accumulation-mode metal-insulator -semiconductor varactor (MISVAR) is validated. The modification of layout in gate interconnection can effectively reduce the distributed-effect resistance and result in a higher Q-factor of the MISVAR. The proposed Q-enhancement technique for MISVAR has been validated in 90-, 65-and 45-nm nodes, and about 17.5%, 61.1% and 64.2% Q enhancement, respectively, can be achieved.
INTRODUCTION ontinual scaling down of the CMOS technology has successfully kept promoting the performance enhancement of silicon devices. Along with the benefits of higher integration density and lower fabrication cost than compound devices, the CMOS technology becomes an attractive alternative in high performance radio-frequency (RF) applications. The requirement of presence of passive devices is one of the key features of RF and analog applications. These passive devices, especially at higher frequency operation, usually limit the circuit performance. The voltage tunable capacitor (varactor) is one of the important passive devices and is indispensable to the frequency-tuning element such as an LC tank. In addition to the conventional P-N junction varactors, MISVARs are attracting more and more attention due to the better C-V linearity and larger C Max /C min ratio [1] , [2] . Especially, the type of NMOS in Nwell device (also called accumulation-mode MISVAR) is of greatest interest due to its moderate C-V slope. For MISVARs, the maximum capacitance (C Max ) at accumulation regime could be approximately simplified as the gate oxide (C ox ), on the other hand, the minimum capacitance (C min ) at depletion regime could be regarded as the series combination of C ox and depletion-region-induced capacitance (C depl ).
There are two important figures of merit of a varactor. The one is the tuning ratio (TR) defined as C Max /C min , and the other one is the Q-factor. In the view of device engineering, the improvement of Q-factor of MISVAR usually comes at the expense of TR degradation, i.e., a trade-off exists between Q and TR [3] . The requirement of tuning ratio might be relaxed by using special circuit architectures. The Q-factor, however, will influence the performance and limit the allowed operation frequency of the circuit. In this paper, we propose a Q-enhancement approach with only layout modification and demonstrate it through different technology nodes that dramatic Q-factor enhancement can be achieved under compatible TR.
EXPERIMENTS
Varactors of variety finger lengths (Nf), finger widths (Wf), finger numbers (Nf) and multipliers (M) were fabricated in 90-, 65-and 45-nm nodes. The DUT was placed in the Ground-Signal-Ground (GSG) pad for high frequency characterization. For more accurate parameter extraction, the corresponding open and short de-embedding structures were also fabricated. Fig. 1 shows the cross-section of the accumulation-mode MISVAR. Also shown is the simplified equilibrium circuit. According to the model, the capacitance and the Q-factor can be extracted from the de-embedded Y-parameter.
MISVAR with two different gate interconnections were fabricated (Fig. 2) . Compared to the original MISVAR (OVAR), the modified MISVAR (MVAR) uses both-end contact rather than one-end contact. Based on the equations listed below, the use of both-end contact can lead to a smaller poly resistance (R poly ). In this equation, the factor 1/3 in front of the last term accounts for the distributed effect. According to the parameter-extraction equation, one can conclude the Q-factor depends on the parasitic gate resistance (R g ). The reduction of poly resistance, therefore, can be expected to possess a higher Q-factor. It is worth to note that the contact resistance and metal routing also contribute to the resulted R g . Moreover, in addition to R g , the capacitance and diffusion resistance will influence the Q-factor as well. Fig. 3 exhibits the measured capacitance and Q-factor versus the tuning voltage, V gb . As can be observed, the C-V curves of OVAR and MVAR are almost the same with each other in each technology node, while MVAR can possess a dramatic Q enhancement as expected. This exhibits that the Q-enhancement can be achieved without the TR degradation, i.e., the constraint of the trade-off between TR and Q-factor could be relaxed.
RESULTS AND DISCUSSION
To further evaluate the effect of the proposed Q-enhancement approach, a plot of normalized Q-factor versus frequency with the function of technology nodes is shown in Fig. 4 . Here, the Q-factor is normalized by C Max so that the effect of R g upon Q-factor can become more evident. For instance, the performance of L65SP (thinner C
oxide for Standard Performance) and that of L65LL (thicker oxide for Low Leakage) MISVARs are rather compatible. Similar phenomenon can also be observed as comparing between core and I/O MISVARs (not shown). As can be observed from Fig. 4 , unfortunately, the normalized Q-factor degrades with the progress of technology from 90-to 45-nm node. This exhibits that the shrinkage of technology is not good for MISVAR in the view of quality factor. The degradation of throughgeneration normalized Q might be attributed to the increase of sheet resistance of R g due to the scaling down of the physical geometry such as the thickness of metal interconnection. Furthermore, it can also be attributed to the larger C Max due to the scaling down of the oxide thickness.
Also shown in Fig. 4 is the performance of 45nm-node MVAR, the modification of the gate interconnection does possess a pronounced Q enhancement. Finally, the Q-factor is almost inversely proportional to the frequency up to 10GHz as depicted in Fig. 4 . At lower frequency range, the measurements are noisy so that the variation of Q would be larger. Table I summarizes the measured TR, Q-factor and calculated Q enhancement in each generation. Interestingly, the effect of Q enhancement seems more pronounced in advanced technology. That means our proposed Q-enhancement approach becomes more and more significant with the device shrinkage. It should be noted that the lower TR in 45nm MISVAR is caused by the use of additional threshold voltage (V th ) adjustment implantation which will increase the dopant concentration in diffusion region and result a larger C depl .
CONCLUSION
The significance and effect of layout modification of MISVAR have been demonstrated. About 17.5%, 61.1% and 64.2% enhancement of Q-factor can be achieved in 90-, 65-and 45-nm node, respectively. The proposed Q-enhancement approach becomes more and more important with the technology shrinkage. It is also worth to note that the proposed approach does not ask for extra fabrication cost or increase the process complexity. 
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